Abstract. Ion implantation in silicon carbide (SiC) induces defects during the process. Implantation free processing can eliminate these problems. The junction termination extension (JTE) can also be formed without ion implantation in SiC bipolar junction transistor (BJT) using a well-controlled etching into the epitaxial base layer. The fixed charges at the SiC/SiO 2 interface modify the effective dose of the JTEs, leakage current, and breakdown voltage. In this paper the influence of fixed charges (positive and negative) and also interface trap density at the SiC/SiO 2 interface on the breakdown voltage in 4.5 kV 4H-SiC non-ion implanted BJT have been simulated. SiO 2 as a surface passivation layer including interface traps and fixed charges has been considered in the analysis. Simulation result shows that the fixed charges influence the breakdown voltage significantly more than the interface traps. It also shows that the positive fixed charges reduce the breakdown voltage more than the negative fixed charges. The combination of interface traps and fixed charges must be considered when optimizing the breakdown voltage.
Introduction
Owing to its superior properties of high breakdown electric field and high thermal conductivity, silicon carbide (SiC) is one of the most attractive semiconductors for high-power, high-temperature, and high-frequency applications. Bipolar junction transistors (BJTs) are now reaching the market [1, 2] . An applicable junction termination extension (JTE) is critical to avoid a significant reduction in the breakdown voltage in power devices due to electric field crowding at the edges. Ion implantation followed by high temperature annealing is applying to form the JTEs, but it makes crystalline damage and surface roughness and reduces the lifetime in SiC. Using etched junction termination extension (JTE) is a good candidate to avoid these problems [3, 4] . SiO 2 is an attractive material for passivation and gate dielectric. In the presence of the passivation layer, the equipotential contours spread out near the end of the JTEs. It alleviates the electric field and increases the breakdown voltage [5] . However, the interface trap density at the SiC/SiO 2 interface is about two orders of magnitude higher than for the Si/SiO 2 interface which affects the reliability and performance of the SiC power devices [6] [7] [8] . In recent years, there has been important progress to improve the current gain by focusing on improved surface passivation. It has been reported that the deposited oxides followed by high temperature annealing in N 2 O or NO show lower interface trap density than the thermally grown oxides [6, [9] [10] [11] [12] . In this work, the effect of fixed charges (positive and negative) and also the interface trap density at the SiC/SiO 2 interface on the breakdown voltage have been studied. The Sentaurus TCAD simulator has been carefully calibrated with our previous results and a good agreement is achieved [13, 14] . Fig. 1 shows a schematic cross-sectional view of the fabricated 4.5 kV non ion-implanted 4H-SiC BJT with optimized lengths and doses of JTEs [13] . Due to the process variation, a breakdown voltage more than 6 kV was designed. 
Device Structure and Simulation

Results and Discussion
In the absence of the fixed charges in the oxide or traps at the SiC/SiO 2 interface the electric field distribution is spreading through the full JTE area which eliminates the field crowding in the corners (Fig. 2a) . The fixed charges change the electric field distribution, the leakage current and the breakdown voltage. They modify the effective dose of the JTEs, and change the location of the maximum electric field towards the base edge (Fig. 2b) . Fig. 2c shows how the breakdown voltage decreases in the presence of the fixed charges. The simulation results also show that the influence of the positive oxide charges on the electric field distribution is higher than the negative oxide charges. Therefore the positive fixed charges reduce the breakdown voltage more than the negative fixed charges. As can be seen from Moreover, the simulation results show that a higher V BR is achieved both interface traps and fixed charges are present in the JTE zones (Table I) . For the positive charges, the breakdown voltage improves around 30% and the ∆V BR reaches to about 600 V with a trap concentration of 10 14 cm -2 ; while the ∆V BR is around 9% for the negative charges. It is also seen that a higher interface trap density decreases the ∆V BR for positive fixed charges, while it acts reversely for negative fixed charges. 
Summary
The effects of fixed charges and interface charges in the JTE zones on the breakdown voltage of SiC power BJTs are thoroughly investigated by employing the TCAD simulation. We have shown that the influence of the fixed charges on the breakdown voltage plays a larger role than the interface traps. The fixed charges modify the effective dose of the JTEs, and change the location of the maximum electric field towards the base edge. It results in higher leakage current and lower breakdown voltage. The simulation results also show that the positive fixed charges reduce the breakdown voltage more than the negative fixed charges. By having a combination of interface traps and fixed charges simultaneously, it is possible to optimize the breakdown voltage. A higher density of interface traps will improve the V BR if fixed charges are present.
